Items where Author is "Chmelar, E."
 | Up a level |
Group by: Item Type | No Grouping
Number of items: 1.
(0000) Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 26.