Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine

(2006) Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine. Microelectronics, 2006. ICM '06. International conference, 1.

[img]
Preview
PDF
14483_1.pdf

Download (18kB) | Preview
[img] Microsoft Word
14483_2.doc

Download (26kB)

Abstract

A feasibility study for implementing the AES encryption algorithm in hardware achieving 500 Gbits/s is presented. The methodology followed in the process of obtaining the solution allowed us to reach a highly regular solution that is scalable.

Item Type: Article
Subjects: Petroleum
Divisions: College Of Computer Sciences and Engineering > Computer Engineering Dept
Depositing User: Mr. Admin Admin
Date Deposited: 24 Jun 2008 16:37
Last Modified: 01 Nov 2019 17:06
URI: http://eprints.kfupm.edu.sa/id/eprint/14483