AUTOMATIC WEINBERGER ARRAY SYNTHESIS FROM UAHPL DESCRIPTION

AUTOMATIC WEINBERGER ARRAY SYNTHESIS FROM UAHPL DESCRIPTION. INTERNATIONAL JOURNAL OF ELECTRONICS 69 (2): 211-224 AUG 1990.

[img]
Preview
PDF
Automatic_weinberger.pdf

Download (1MB) | Preview

Abstract

Abstract A Weinberger array (WA) (Weinberger 1967) synthesis system is described that automatically generates WAs for combinational logic circuits modelled in Universal Hardware Programming Language (UAHPL) (Masud and Sait 1986). The system also minimizes the area required by the WA by performing row compaction. An algorithm similar to that used for channel routing is employed for compaction (Hashimoto and Stevens 1971). This convenient tool for designing combinational logic circuits models at a high level of abstraction and much of the procedure is automated. Descriptors: logic circuits

Item Type: Article
Subjects: Computer
Department: College of Computing and Mathematics > Computer Engineering
Depositing User: AbdulRahman
Date Deposited: 11 Mar 2008 07:15
Last Modified: 01 Nov 2019 13:23
URI: https://eprints.kfupm.edu.sa/id/eprint/300