An Efficient Network-on-Chip Architecture Based on the Fat-Tree (FT) Topology

(2006) An Efficient Network-on-Chip Architecture Based on the Fat-Tree (FT) Topology. Microelectronics, 2006. ICM '06. International conference, 1.


Download (19kB) | Preview
[img] Microsoft Word

Download (26kB)


A novel approach for an efficient network-on-chip using a modified Fat Tree is presented. Contention is eliminated and latency is reduced through an improved topology and router architecture. The adopted topology increases performance without a substantial increase in the routing cost. This is achieved by using an improved buffer-less, paremeterizable router architecture. The proposed router architecture is simple to implement yet can achieve the required packet collision avoidance. Simulation results that show the level of performance achieved by both the topology and the router architecture are presented. A throughput of more than 90% is achieved way above the 40-50% usually seen in other networks on chips.

Item Type: Article
Subjects: Petroleum
Department: College of Computing and Mathematics > Computer Engineering
Depositing User: Mr. Admin Admin
Date Deposited: 24 Jun 2008 13:22
Last Modified: 01 Nov 2019 14:04