A Digital Clock Re-Timing Circuit for On-Chip Source-Synchronous Serial Links

(2006) A Digital Clock Re-Timing Circuit for On-Chip Source-Synchronous Serial Links. Microelectronics, 2006. ICM '06. International conference, 1.

[img]
Preview
PDF
14026_1.pdf

Download (19kB) | Preview
[img] Microsoft Word
14026_2.doc

Download (26kB)

Abstract

A new all-digital circuit scheme for clock and data re-timing functions for on-chip high-speed source synchronous data communications, such as in burst-mode data transmission over a network-on-chip is introduced. The new technique is non-PLL-based and is capable of retiming the output clock with the received data within one data transition. Being fully digital makes its area much smaller than conventional circuitry. It can also be described by any hardware description language, simulated, and synthesized into any digital process. This enables it to be ported from one technology to another and support system on a chip (SOC) designs. The design concept is demonstrated with T-Spice?? simulations using a 0.13??m digital CMOS technology.

Item Type: Article
Subjects: Petroleum
Department: College of Computing and Mathematics > Computer Engineering
Depositing User: Mr. Admin Admin
Date Deposited: 24 Jun 2008 13:19
Last Modified: 01 Nov 2019 14:03
URI: https://eprints.kfupm.edu.sa/id/eprint/14026