KFUPM ePrints

A new static differential CMOS logic with superior low power performance

Elrabaa, M.E.S. (2003) A new static differential CMOS logic with superior low power performance. Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference, 2.

[img]
Preview
PDF
18Kb
[img]Microsoft Word
26Kb

Abstract

A new differential static CMOS logic (DSCL) family is devised. The new circuit is fully static, making it simple to design. The circuit topology of the DSCL and its operation is explained. Its performance in terms of delay, power, and area is compared to that of conventional static differential logic and dynamic differential logic. SPICE simulations using a 0.18 /spl mu/m technology with a power supply of 1.8 V was utilized to evaluate the performance of the three circuits. Two different sets of simulations were carried out; one with equal input capacitances of all circuits and another with equal circuit delays. For each design, all circuits were optimized for minimum delay. It is shown that at equal input capacitance, the DSCL achieved 40% less delay than the DCVSL at one third the power. Also, at equal delay, the DSCL achieved 20% of the power dissipation of the DCVSL and 78% of the DDCVSL making it the most energy-efficient among the three circuits.



Item Type:Article
Date:December 2003
Date Type:Publication
Subjects:Computer
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:Elrabaa, M.E.S.
ID Code:14779
Deposited By:KFUPM ePrints Admin
Deposited On:24 Jun 2008 16:49
Last Modified:12 Apr 2011 13:16

Repository Staff Only: item control page