Article

(2004) A class-based clustering static compaction technique for combinational circuits. Microelectronics, 2004. ICM 2004 Proceedings. The 16th International conference, 1.

(2001) Iterative heuristics for multiobjective VLSI standard cellplacement. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 3.

(2003) Simulated evolution algorithm for multiobjective VLSI netlist bi-partitioning. Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, 5.

(2004) On test vector reordering for combinational circuits. Microelectronics, 2004. ICM 2004 Proceedings. The 16th International conference, 1.

(2003) A hybrid test compression technique for efficient testing of systems-on-a-chip. Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference, 2.

(2001) An evolutionary meta-heuristic for state justification insequential automatic test pattern generation. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 1.

(2003) General iterative heuristics for VLSI multiobjective partitioning. Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, 5.

(2003) A static test compaction technique for combinational circuits based on independent fault clustering. Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference, 3.

Conference or Workshop Item

Improving BER Performance of LDPC Codes based on Intermediate Decoding Results. In: IEEE ICSPC, Dec. 2007.

Parallel Computing Simulation Platform for Evaluating LDPC Codes Performance. In: IEEE ICSPC, Dec. 2007.