GENETIC SCHEDULING OF TASK GRAPHS. INTERNATIONAL JOURNAL OF ELECTRONICS 77 (4): 401-415 OCT 1994.

GAP - A GENETIC ALGORITHM APPROACH TO OPTIMIZE 2-BIT DECODER PLAS. INTERNATIONAL JOURNAL OF ELECTRONICS 76 (1): 99-106 JAN 1994.

Scheduling and allocation in high-level synthesis using stochastic techniques. MICROELECTRONICS JOURNAL 27 (8): 693-712 NOV 1996.

DESIGNING ASICS WITH UAHPL. IEEE CIRCUITS AND DEVICES MAGAZINE 11 (2): 14-24 MAR 1995.

Scheduling and allocation in high-level synthesis using stochastic techniques. MICROELECTRONICS JOURNAL 27 (8): 693-712 NOV 1996.

(1995) Timing Influenced General-Cell Genetic Floorplanner. In: Asia and South-Pacific Design Automation Conference, ASP-DAC'95, Japan.

(1995) Timing Influenced Force Directed Floorplanning. In: European Design Automation Conference with Euro-VHDL, Euro-DAC'95, Brighton.

(1995) Timing Driven Genetic Algorithm for Placement. In: IEEE Phoenix Conference on Computers and Communications, IPCCC.

(1995) Performance Driven Standard-cell Placement Using the Genetic Algorithm. In: Fifth Great Lakes Symposium on VLSI, GLSVLSI'95, Buffalo, USA.

(1995) Loop based scheduling for high level synthesis. In: IEEE Phoenix Conference on Computers and Communications, IPCCC.

(1994) ASIC Design with AHPL. In: IEEE Melecon'94.

(1994) GSA: Scheduling and Allocation using Genetic Algorithm. In: European Design Automation Conference with Euro-VHDL, Euro-DAC'94, Grenoble.