Article

(1999) A high-performance hardware-efficient memory allocation techniqueand design. Computer Design, 1999. (ICCD '99) International conference, 1.

(2003) A modified ant colony algorithm for evolutionary design of digital circuits. Evolutionary Computation, 2003. CEC '03. The 2003 Congress on, 1.

(2002) On the use of fuzzy logic in a hybrid scheme for tolerating mobilesupport station failure. Fuzzy Systems, 2002. FUZZ-IEEE'02. Proceedings of the 2002 IEEE International conference, 1.

(2003) Reliability and fault tolerance based topological optimization of computer networks - part I: enumerative techniques. Communications, Computers and signal Processing, 2003. PACRIM. 2003 IEEE Pacific Rim conference, 2.

(1997) A survey and comparison of wormhole routing techniques in a meshnetworks. Network, IEEE, 11.

(2003) Reliability and fault tolerance based topological optimization of computer networks - part II: iterative techniques. Communications, Computers and signal Processing, 2003. PACRIM. 2003 IEEE Pacific Rim conference, 2.

(2003) Digital circuit design through simulated evolution (SimE). Evolutionary Computation, 2003. CEC '03. The 2003 Congress on, 1.

(1999) Fault characterization and testability considerations inmulti-valued logic circuits. Multiple-Valued Logic, 1999. Proceedings. 1999 29th IEEE International Symposium on, 1.

(2006) Synthesis of MVL Functions - Part I: The Genetic Algorithm Approach. Microelectronics, 2006. ICM '06. International conference, 1.

A LOW POWER REMOTE DATA ACQUISITION CONTROL MODULE FOR OIL INDUSTRY. NCC1997.

Conference or Workshop Item

(1999) A High-Performance Hardware-EÆcient Memory Allocation Technique and Design. In: IEEE International Conference on Computer Design, ICCD'99, Austin, USA.

(2003) Reliability and Fault Tolerance based Topological Optimization of Computer Networks - Part I: Enumerative Techniques. In: IEEE Pacific Rim Conference, Victoria, BC, Canada.

(2003) Reliability and Fault Tolerance based Topological Optimization of Computer Networks - Part II: Iterative Techniques. In: EEE Pacific Rim Conference, Victoria, BC, Canada.

(2003) Digital Circuit Design Through Simulated Evolution (SimE). In: IEEE Congress on Evolutionary Computation (CEC),, Canberra, Australia.

(2003) A Modified Ant Colony Algorithm for Evolutionary Design of Digital Circuits. In: IEEE Congress on Evolutionary Computation, Canberra, Australia.

(2003) Ant Colony Algorithm for Evolutionary Design of Arithmetic Circuits. In: Proceedings of the 15th International Conference, Cairo, Egypt.