Built-in self test logic for a histogrammer memory chip

(1993) Built-in self test logic for a histogrammer memory chip. Masters thesis, King Fahd University of Petroleum and Minerals.

[img]
Preview
PDF
9958.pdf

Download (2MB) | Preview

Arabic Abstract

-

English Abstract

Memories, being an important part of most digital systems, should be properly tested. The testing time of these memories is a major concern since its cost constitutes a large percentage of the total cost. Histogrammer memory chips (HRAMs) are commonly used in digital image processing and also widely used for on-line sorting of data in nuclear physics experiments and in medical imaging systems. This research investigates the testability problem of a histogrammer memory chip (HRAM) being designed at KFUPM. A general fault model for the HRAM is adopted and new design for testability features are identified. Efficient test procedures of both the memory array and decoders of the HRAM are described (n is the number of memory cells). The testability features area overhead is only O(log n) as compared for previous approaches. Random Built-In Self Test (BIST) implementation of the array and decoder test algorithms is described in detail.

Item Type: Thesis (Masters)
Subjects: Computer
Department: College of Computing and Mathematics > Computer Engineering
Committee Advisor: Amin, M. B.
Committee Members: Abdel-Aal, Radwan and Allaithy, Khalid
Depositing User: Mr. Admin Admin
Date Deposited: 22 Jun 2008 13:53
Last Modified: 01 Nov 2019 13:53
URI: https://eprints.kfupm.edu.sa/id/eprint/9958