In this section

    An area efficient FPGA: Design using non volatile RAM

    (1993) An area efficient FPGA: Design using non volatile RAM. Masters thesis, King Fahd University of Petroleum and Minerals.

    [img]
    Preview
    		 PDF
    9804.pdf
    Download (3MB) | Preview

    Arabic Abstract

    -

    English Abstract

    The use of Field Programmable Gate Arrays (FPGAs) for the design of Application Specific Integrated Circuits (ASICs) is becoming increasingly popular. This is due to their fast turn around time, flexible architecture and their well developed design automation tools. Compared to mask Programmable Gate Arrays (MPGAs), FPGAs have the advantage of field programmability requiring only few minutes to be customized. FPGAs, however, are not a dense as MPGAs due to their programming area overhead. The architectural flexibility and gate density of FPGAs far surpasses those of the well known Electrically Programmable Logic devices (EPLDs) Several technologies have been used for FPGAs customization. These include, SRAM, anit-fuse, and floating gate technologies. In contrast to other technologies, the SRAM based FPGAs are volatile and hence the configuration data has to be loaded in the device every time the system is powered-up. Alternatively, anti-fuses are one time programmable lacking the necessary flexibility for design changes. A new floating gate technology combining the SRAM and the antifuse advantages was developed. The new technology uses a new nonvolatile SRAM cell. Compared to the standard SRAM-based FPGAs, the new technology speed increase by using a charge pump which causes a reduction of the interconnect switch resistance. Compared to antifuse-based FPGAs, the new technology is reprogrammale and fully testable. This results in high performance FPGA-implemented circuits. This work reports the initial development of an architecture based on the non volatile cell. The basic logic module was designed, laid-out and verified through simulations. The interconnect architectural parameters were studied. A model was developed to estimate such parameters.

    Item Type: Thesis (Masters)
    Subjects: Computer
    Department: College of Computing and Mathematics > Computer Engineering
    Committee Advisor: Amin, M. B.
    Committee Members: Youssef, Habib and Benten, M. S. T. and Braham, Rafik
    Depositing User: Mr. Admin Admin
    Date Deposited: 22 Jun 2008 13:49
    Last Modified: 01 Nov 2019 13:51
    URI: http://eprints.kfupm.edu.sa/id/eprint/9804