(2004) Enhanced Simulated Evolution Algorithm For Digital Circuit Design Yielding Faster Execution in a Larger Solution Space. In: IEEE Congress on Evolutionary Computation (CEC),, Portland, Oregon, USA.
|
PDF
Sait_CEC_June2004.pdf Download (389kB) | Preview |
Abstract
Abstrncl- Evolutionary algorithms have been studied by several researchers for the design of digital circuits. Simulated Evolution (SimE) is used in this paper due to it simplicity and customizability to combinatorial problems. A tree data structure based circuits are evolved. Thus, a larger solution space is investigated. In addition, a new pattern based goodness measure is presented.
| Item Type: | Conference or Workshop Item (Other) |
|---|---|
| Subjects: | Computer |
| Department: | College of Computing and Mathematics > Computer Engineering |
| Depositing User: | AbdulRahman |
| Date Deposited: | 24 Feb 2008 13:32 |
| Last Modified: | 01 Nov 2019 13:22 |
| URI: | http://eprints.kfupm.edu.sa/id/eprint/85 |