(2008) Efficient Adders to Speedup Modular Multiplication for Cryptography. In: WoSPA 2008 - International Workshop on Signal Processing and its Applications, 18 – 20 March 2008, University of Sharjah, Sharjah, U.A.E..
![[img]](https://eprints.kfupm.edu.sa/style/images/fileicons/text_html.png) |
HTML (Abstract)
C_u.htm Download (8kB) |
|
|
PDF (Paper)
C_U.pdf Download (71kB) | Preview |
|
![[img]](https://eprints.kfupm.edu.sa/style/images/fileicons/application_vnd.ms-powerpoint.png) |
Microsoft PowerPoint (Poster)
paper3-poster.ppt Download (209kB) |
Official URL: https://www.sharjah.ac.ae/ENGLISH/CONFERENCES/WOSP...
Abstract
Modular multiplication is an essential operation in many cryptography arithmetic operations. This work serves the modular multiplication algorithms focusing on improving their underlying binary adders. Different known adders have been considered and studied. The carry-save adder, carry-lookahead adder and carry-skip adder showed interesting features and trade-offs. The adders VHDL implementations gave some more beneficial details promising for improved crypto designs.
| Item Type: | Conference or Workshop Item (Poster) |
|---|---|
| Subjects: | Math Computer Electrical |
| Department: | College of Computing and Mathematics > Computer Engineering |
| Depositing User: | ADNAN ABDU GUTUB (gutub |
| Date Deposited: | 29 Mar 2008 13:18 |
| Last Modified: | 01 Nov 2019 13:25 |
| URI: | http://eprints.kfupm.edu.sa/id/eprint/796 |