HARDWARE DESIGN AND VLSI IMPLEMENTATION OF A BYTE-WISE CRC GENERATOR CHIP

HARDWARE DESIGN AND VLSI IMPLEMENTATION OF A BYTE-WISE CRC GENERATOR CHIP. IEEE CIRCUITS AND DEVICES MAGAZINE 11 (2): 14-24 MAR 1995.

[img]
Preview
PDF
J_Sait_CE_February1995.pdf

Download (723kB) | Preview

Abstract

In this paper the ahrdware design and VLSi implementation of a byte-wise CRC generator is presented. The algorithm is based on the work presented in [10] in which a software implementation was proposed. The byte-wise CRC algorithm is translated to hardware and expressed in AHPL [6]. The method used here calculates CRC on the fly and is muc faster than the look-up table method proposed by Lee[5]. The chip is 8 times faster that the serial implementation of [12] with smaller hardware requirements (occupies lesser area). The number of clocl cycles required to generate and transmitany CRC (for an 8 hour bytemessage) is just two more that the time required to calculate it (in all 10 clocl pulses. The CRC chip can be used in anumber of applications. These include areas such as error detection and correction in data comunication, signature analysis and mass storage devices for parallel information transfers.

Item Type: Article
Subjects: Computer
Department: College of Computing and Mathematics > Computer Engineering
Depositing User: AbdulRahman
Date Deposited: 11 Mar 2008 05:45
Last Modified: 01 Nov 2019 13:23
URI: https://eprints.kfupm.edu.sa/id/eprint/294