(2004) On Test Vector Reordering for Combinational Circuits. 16th International Conference on Microelectronics. 772 -775.
|
PDF
On_Test_Vector_Reordering_for_Combinational_Circuits_ICM2004.pdf Download (789kB) | Preview |
Abstract
The cost of testing is a major factor in the cost of digital system design. In order to reduce the test application time, it is required to order the test vectors in such away that reduces the time a defective chip spends on a tester until the defect is detected. In this paper, we propose an efficient test vector reordering technique that significantly reduces both the time and memory complexities of reordering procedures based on fault simulation without dropping. Experimental results demonstrate both the efficiency and effectiveness of our proposed technique.
| Item Type: | Article |
|---|---|
| Subjects: | Computer |
| Department: | College of Computing and Mathematics > Information and Computer Science |
| Depositing User: | AIMAN HELMI EL-MALEH |
| Date Deposited: | 29 Feb 2008 23:49 |
| Last Modified: | 01 Nov 2019 13:22 |
| URI: | http://eprints.kfupm.edu.sa/id/eprint/164 |