An efficient test relaxation technique for combinational circuits based on critical path tracing

(2002) An efficient test relaxation technique for combinational circuits based on critical path tracing. Electronics, Circuits and Systems, 2002. 9th International conference, 2.

[img]
Preview
PDF
14723_1.pdf

Download (18kB) | Preview
[img] Microsoft Word
14723_2.doc

Download (26kB)

Abstract

Reducing test data size is one of the major challenges in testing systems-on-a-chip. This can be achieved by test compaction and/or compression techniques. Having a partially specified or relaxed test set increases the effectiveness of compaction and compression techniques. In this paper, we propose a novel and efficient test relaxation technique for combinational circuits. It is based on critical path tracing and hence it may result in a reduction in the fault coverage. However, based on experimental results on ISCAS benchmark circuits, the drop in the fault coverage (if any) after relaxation is small for most of the circuits. The technique is faster than the brute-force test relaxation method by several orders of magnitude.

Item Type: Article
Subjects: Computer
Divisions: College Of Sciences > Chemistry Dept
Depositing User: Mr. Admin Admin
Date Deposited: 24 Jun 2008 16:46
Last Modified: 01 Nov 2019 17:07
URI: http://eprints.kfupm.edu.sa/id/eprint/14723