(2003) Efficient scalable hardware architecture for Montgomery inverse computation in GF(p). Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on, 1.

Preview	PDF 14666_1.pdf Download (19kB) | Preview
	Microsoft Word 14666_2.doc Download (27kB)

Abstract

The Montgomery inversion is a fundamental computation in several cryptographic applications. We propose a scalable hardware architecture to compute the Montgomery modular inverse in GF(p). We suggest a new correction phase for a previously proposed almost Montgomery inverse algorithm to calculate the inversion in hardware. The intended architecture is scalable, which means that a fixed-area module can handle operands of any size. The word-size, which the module operates, can be selected based on the area and performance requirements. The upper limit on the operand precision is dictated only by the available memory to store the operands and internal results. The scalable module is in principle capable of performing infinite-precision Montgomery inverse computation of an integer, modulo a, prime number. This scalable hardware is compared with a previously proposed fixed (fully parallel) design showing very attractive results.

Item Type:	Article
Subjects:	Computer
Department:	College of Computing and Mathematics > Computer Engineering
Depositing User:	Mr. Admin Admin
Date Deposited:	24 Jun 2008 13:44
Last Modified:	01 Nov 2019 14:06
URI:	http://eprints.kfupm.edu.sa/id/eprint/14666