Generic DFT approach for pattern sensitive faults in word-orientedmemories

(1996) Generic DFT approach for pattern sensitive faults in word-orientedmemories. Computers and Digital Techniques, IEE Proceedings -, 143.

[img]
Preview
PDF
14484_1.pdf

Download (18kB) | Preview
[img] Microsoft Word
14484_2.doc

Download (26kB)

Abstract

The testability problem of word-oriented memories (WOMs) for pattern sensitive faults is addressed. A novel design for testability (DFT) strategy allows efficient built-in self-testing (BIST) of WOMs. By proper selection of the memory array tiling scheme, it is possible to implement O(n) BIST algorithms which test WOMs for various types of neighbourhood pattern sensitive faults (NPSFs). The inputs of the column decoders are modified to allow parallel writing into multiple words, and coincidence comparators are added to allow parallel verification of row data with minimal effect on chip area and performance

Item Type: Article
Subjects: Computer
Divisions: College Of Engineering Sciences > Chemical Engineering Dept
Depositing User: Mr. Admin Admin
Date Deposited: 24 Jun 2008 16:37
Last Modified: 01 Nov 2019 17:06
URI: http://eprints.kfupm.edu.sa/id/eprint/14484