(2004) On test vector reordering for combinational circuits. Microelectronics, 2004. ICM 2004 Proceedings. The 16th International conference, 1.

Preview	PDF 14466_1.pdf Download (18kB) | Preview
	Microsoft Word 14466_2.doc Download (26kB)

Abstract

The cost of testing is a major factor in the cost of digital system design. In order to reduce the test application time, it is required to order the test vectors in such a way that it reduces the time a defective chip spends on a tester until the defect is detected. In this paper, we propose an efficient test vector reordering technique that significantly reduces both the time and memory complexities of reordering procedures based on fault simulation without dropping. Experimental results demonstrate both the efficiency and effectiveness of our proposed technique.

Item Type:	Article
Subjects:	Computer
Department:	College of Computing and Mathematics > Computer Engineering
Depositing User:	Mr. Admin Admin
Date Deposited:	24 Jun 2008 13:37
Last Modified:	01 Nov 2019 14:05
URI:	http://eprints.kfupm.edu.sa/id/eprint/14466