(2006) DFT for controlled-impedance I/O buffers. Design Automation Conference, 2006 43rd ACM/IEEE, 1.

Preview	PDF 14367_1.pdf Download (18kB) | Preview
	Microsoft Word 14367_2.doc Download (26kB)

Abstract

This paper presents an architecture that enhances the testability of controlled-impedance buffers (CIBs). By testing CIBs digitally, the new architecture overcomes most of the problems with the traditional testing method. Most of these problems are test cost related. While reducing the test cost, the new architecture allows for higher test quality that even includes delay testing capabilities.

Item Type:	Article
Subjects:	Computer
Department:	College of Computing and Mathematics > Computer Engineering
Depositing User:	Mr. Admin Admin
Date Deposited:	24 Jun 2008 13:33
Last Modified:	01 Nov 2019 14:05
URI:	http://eprints.kfupm.edu.sa/id/eprint/14367