

General Iterative Heuristics For VLSI Multiobjective Partitioning

Sait, S.M. El-Maleh, A.H. Al-Abaji, R.H.; King Fahd Univ. of Pet. & Miner., Dhahran, Saudi Arabia;

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on; Publication Date: 25-28 May 2003; Vol: 5, On page(s): V-497- V-500 vol.5; ISBN: 0-7803-7761-3

King Fahd University of Petroleum & Minerals

<http://www.kfupm.edu.sa>

Summary

The problem of partitioning appears in several areas ranging from VLSI, parallel programming, to molecular biology. The interest in finding an optimal partition especially in VLSI has been a hot issue in recent years. In VLSI circuit partitioning, the problem of obtaining a minimum cut is of prime importance. With current trends, partitioning with multiple objectives which includes power, delay and area, in addition to minimum cut is in vogue. In this paper, we engineer two iterative heuristics for the optimization of VLSI netlist bi-Partitioning. These heuristics are based on Genetic Algorithms (GAs) and Tabu Search (TS) and incorporate fuzzy rules in order to handle the multiobjective cost function. Both heuristics are applied to ISCAS-85/89 benchmark circuits and experimental results are reported and compared.

For pre-prints please write to: abstracts@kfupm.edu.sa