

Scan Test Cost And Power Reduction Through Systematic Scan Reconfiguration

Al-Yamani, A. Devta-Prasanna, N. Chmelar, E. Grinchuk, M. Gunda, A.; King Fahd Univ. of Pet. & Miner., Dhahran;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on; Publication Date: May 2007; Vol: 26, Issue: 5

King Fahd University of Petroleum & Minerals

<http://www.kfupm.edu.sa>

Summary

This paper presents segmented addressable scan (SAS), a test architecture that addresses test data volume, test application time, test power consumption, and tester channel requirements using a hardware overhead of a few gates per scan chain. Using SAS, this paper also presents systematic scan reconfiguration, a test data compression algorithm that is applied to achieve 10 times to 40 times compression ratios without requiring any information from the automatic-test-pattern-generation tool about the unspecified bits. The architecture and the algorithm were applied to both single stuck as well as transition fault test sets

For pre-prints please write to: abstracts@kfupm.edu.sa