Parallel algorithm for hardware implementation of inverse halftoning

(2005) Parallel algorithm for hardware implementation of inverse halftoning. Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 1.

[img]
Preview
PDF
14015_1.pdf

Download (18kB) | Preview
[img] Microsoft Word
14015_2.doc

Download (26kB)

Abstract

A parallel algorithm and its hardware implementation are proposed for an inverse halftone operation. The algorithm is based on lookup tables from which the inverse halftone value of a pixel is directly determined using a pattern of pixels. A method has been developed that allows accessing more than one value from the lookup table at any time. The lookup table is divided into smaller lookup tables, such that each pattern selected at any time goes to a separate smaller lookup table. The 15-pixel parallel version of the algorithm was tested on sample images and a simple and effective method has been used to overcome quality degradation due to pixel loss in the proposed algorithm. It can provide at least 4 times decrease in lookup table size when compared with a serial lookup table method implemented multiple times for the same number of pixels.

Item Type: Article
Subjects: Computer
Department: College of Computing and Mathematics > Computer Engineering
Depositing User: Mr. Admin Admin
Date Deposited: 24 Jun 2008 13:19
Last Modified: 01 Nov 2019 14:03
URI: https://eprints.kfupm.edu.sa/id/eprint/14015