(2006) An All-Digital Clock Frequency Caputring Circuitry For NRZ Data Communications. Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International conference, 1.

Preview	PDF 14010_1.pdf Download (18kB) | Preview
	Microsoft Word 14010_2.doc Download (26kB)

Abstract

A new all-digital circuit scheme for capturing the frequency of an NRZ data stream is described. The proposed scheme is capable of retiming the output clock with the received data within two bit transitions. The absence of analog filters or other analog blocks gives it a much smaller area than conventional circuitry. Also, being fully-digital, it can be described, simulated and synthesized using hardware description languages and be ported to any technology (thus supporting system on a chip designs). Circuit operation and performance was demonstrated using a 0.13 mum, 1.2 V CMOS technology and T-Spicereg simulations.

Item Type:	Article
Subjects:	Computer
Department:	College of Computing and Mathematics > Computer Engineering
Depositing User:	Mr. Admin Admin
Date Deposited:	24 Jun 2008 13:19
Last Modified:	01 Nov 2019 14:03
URI:	http://eprints.kfupm.edu.sa/id/eprint/14010