Article

(2000) Fuzzy simulated evolution algorithm for topology design of campusnetworks. Evolutionary Computation, 2000. Proceedings of the 2000 Congress on, 1.

(1995) Performance driven standard-cell placement using the geneticalgorithm. VLSI, 1995. Proceedings., Fifth Great Lakes Symposium on, 1.

(2003) Parallel tabu search in a heterogeneous environment. Parallel and Distributed Processing Symposium, 2003. Proceedings. International, 1.

Timing influenced general-cell genetic floorplanner. Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL '95/VLSI '95., IFIP International conference Hardware Description Languages, 1.

(2001) Adaptive bias simulated evolution algorithm for placement. Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, 5.

(1999) Fuzzy simulated evolution algorithm for multi-objectiveoptimization of VLSI placement. Evolutionary Computation, 1999. CEC 99. Proceedings of the 1999 Congress on, 1.

(1998) Tabu search based circuit optimization. VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on, 1.

(1995) Timing influenced force directed floorplanning. Design Automation Conference, 1995, with EURO-VHDL, Proceedings EURO-DAC '95., European, 1.

(2001) Iterative heuristics for multiobjective VLSI standard cellplacement. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 3.

(1995) Timing driven genetic algorithm for standard-cell placement. Computers and Communications, 1995. Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix conference, 1.

(1995) Loop based scheduling for high level synthesis. Computers and Communications, 1995. Conference Proceedings of the 1995 IEEE Fourteenth Annual International Phoenix conference, 1.

(2001) Fuzzified iterative algorithms for performance driven low powerVLSI placement. Computer Design, 2001. ICCD 2001. Proceedings. 2001 International conference, 1.

(1998) Stochastic evolution algorithm for technology mapping. VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on, 1.

(2000) A parallel tabu search algorithm for VLSI standard-cell placement. Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, 2.

(2001) Fuzzy simulated evolution for power and performance optimization ofVLSI placement. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 1.

(2001) An evolutionary algorithm for network topology design. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 1.

(1998) CMOS/BiCMOS mixed design using tabu search. Electronics Letters, 34.

High-level synthesis from purely behavioral descriptions. COMPUTER SYSTEMS SCIENCE AND ENGINEERING 11 (5): 259-273 SEP 1996.

Timing driven genetic placement. COMPUTER SYSTEMS SCIENCE AND ENGINEERING 14 (1): 3-14 JAN 1999.

Topology design of switched enterprise networks using a fuzzy simulated evolution algorithm. ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE 15 (3-4): 327-340 JUN-AUG 2002.

Timing influenced general-cell genetic floorplanner. MICROELECTRONICS JOURNAL 28 (2): 151-166 FEB 1997.

CMOS/BiCMOS mixed design using tabu search. ELECTRONICS LETTERS 34 (14): 1395-1396 JUL 9 1998.

Fuzzy genetic algorithm for floorplanning. ENGINEERING INTELLIGENT SYSTEMS FOR ELECTRICAL ENGINEERING AND COMMUNICATIONS 8 (3): 145-153 SEP 2000.

Evolutionary algorithms, simulated annealing and tabu search: a comparative study. ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE 14 (2): 167-181 APR 2001.

Parallelizing Tabu Search on a Cluster of HeterogeneousWorkstations. JOURNAL OF HEURISTICS 8 (3): 277-304 MAY 2002.

Fuzzy evolutionary hybrid metaheuristic for network topology design. LECTURE NOTES IN COMPUTER SCIENCE 1993: 400-415 2001.

QoS-driven multicast tree generation using tabu search. COMPUTER COMMUNICATIONS 25 (11-12): 1140-1149 Sp. Iss. SI JUL 1 2002.

Topology design of switched enterprise networks using a fuzzy simulated evolution algorithm. ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE 15 (3-4): 327-340 JUN-AUG 2002.

A FUZZY EVOLUTIONARY ALGORITHM FOR TOPOLOGY DESIGN OF CAMPUS NETWORKS. ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING 29 (2B): 195-212 OCT 2004.

(2003) Fuzzy simulated evolution algorithm for VLSI cell placement. COMPUTERS & INDUSTRIAL ENGINEERING 44 (2): 227-247 FEB 2003. ISSN 0360-8352

Book

Youssef, H. COMPUTER NETWORK. ANALOG AND DIGITAL.

Conference or Workshop Item

Structured Backbone Design of CNs. In: Department of Computer Engineering, KFUPM.

Synchronous /Asynchronous Transmission. In: Department of Computer Engineering, KFUPM.

TCP/IP. In: Department of Computer Engineering, KFUPM.

(2001) Iterative Heuristics for Timing & low power VLSI standard cell placement. In: Unknown. (Unpublished)

Iterative Heuristics for Timing & Low Power VLSI Standard Cell Placement. In: KFUPM Project Number COE/ITERATE/221, KFUPM.

(2001) Modern Iterative Algorithms and thier Applications in Computer Engineering. In: Book.

(2003) Iterative Computer Algorithms with Applications in Engineering-Chapter 2: Partitioning. In: College of Computer Sciences & Engineering, King Fahd University of Petroleum & Minerals.

Chapter 1: Introduction to VLSI Physical Design. In: King Fahd University of Petroleum & Minerals.

Iterative Computer Algorithms: and their applications in engineering. In: Special Talk for Motorola CAD Group,.

(2000) A Parallel Tabu Search Algorithm for VLSI Standard-Cell Placement. In: IEEE International Symposium on Circuits and Systems'', Geneva.

(2000) Fuzzy Simulated Evolution Algorithm for Topology Design on Campus Networks. In: IEEE Congress on Evolutionary Computation, San Diego, USA.

(1999) Fuzzy Simulated Evolution Algorithm for Multiobjective Optimization of VLSI Placement. In: IEEE Congress on Evolutionary Computation, Washington DC.

(1995) Timing Influenced General-Cell Genetic Floorplanner. In: Asia and South-Pacific Design Automation Conference, ASP-DAC'95, Japan.

(1995) Timing Influenced Force Directed Floorplanning. In: European Design Automation Conference with Euro-VHDL, Euro-DAC'95, Brighton.

(1995) Timing Driven Genetic Algorithm for Placement. In: IEEE Phoenix Conference on Computers and Communications, IPCCC.

(1995) Performance Driven Standard-cell Placement Using the Genetic Algorithm. In: Fifth Great Lakes Symposium on VLSI, GLSVLSI'95, Buffalo, USA.

(1998) Tabu Search Based Circuit Optimization. In: Great Lakes Symposium on VLSI, GLSVLSI'98, SW Louisiana.

(2001) Fuzzy Evolutionary Hybrid Metaheuristic for Network Topology Design. In: International Conference on Evolutionary Multi-Criterion Optimization, EMO'01, ETH Zurich, Switzerland (A Springer Publication).

(2001) Adaptive Bias Simulated Evolution Algorithm for Placement. In: IEEE 2001 International Symposium on Circuits and Systems, Sydney, Australia.

(2001) Fuzzy Evolutionary Algorithm for VLSI Placement, (Spector, L., E. Goodman, A. Wu, W. B. Langdon, H.-M. Voigt, M. Gen, S. Sen, M. Dorigo, S. Pezeshk, M. Garzon, and E. Burke, editors). In: Proceedings of the Genetic and Evolutionary Computation Conference, GECCO-2001, San Francisco, CA.

(2001) An Evolutionary Algorithm for Network Topology Design. In: International Joint INNS-IEEE Conference on Neural Networks, Washington D.C, USA.

(2001) Fuzzy Simulated Evolution for Power and Performance Optimization of VLSI Placement. In: International Joint INNS-IEEE Conference on Neural Networks, Washington D.C, USA.

(2001) Iterative Heuristics for Multiobjective VLSI Cell Placement. In: International Joint INNS-IEEE Conference on Neural Networks, Washington D.C, USA.

(2001) Fuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement. In: IEEE International Conference on Computer Design, ICCD'2001, Austin.

(2003) Parallel Tabu Search in a Heterogeneous Environment. In: Proceedings of 17th International Parallel & Distributed Processing Symposium.