KFUPM ePrints

Items where Author is "El-Maleh, A.H."

Up a level
Export as [feed] RSS 2.0 [feed] RSS 1.0 [feed] Atom
Group by: Item Type | No Grouping
Number of items: 10.

Article

El-Maleh, A.H. and Osais, Y.E. (2004) On test vector reordering for combinational circuits. Microelectronics, 2004. ICM 2004 Proceedings. The 16th International conference, 1.

El-Maleh, A.H. and Osais, Y.E. (2004) A class-based clustering static compaction technique for combinational circuits. Microelectronics, 2004. ICM 2004 Proceedings. The 16th International conference, 1.

El-Maleh, A.H. (2003) A hybrid test compression technique for efficient testing of systems-on-a-chip. Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference, 2.

Osais, Y.E. and El-Maleh, A.H. (2003) A static test compaction technique for combinational circuits based on independent fault clustering. Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference, 3.

Sait, Sadiq M. and El-Maleh, A.H. and Al-Abaji, R.H. (2003) General iterative heuristics for VLSI multiobjective partitioning. Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, 5.

Sait, Sadiq M. and El-Maleh, A.H. and Al-Abaji, R.H. (2003) Simulated evolution algorithm for multiobjective VLSI netlist bi-partitioning. Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, 5.

Sait, Sadiq M. and Youssef, H. and El-Maleh, A.H. and Minhas, M.R. (2001) Iterative heuristics for multiobjective VLSI standard cellplacement. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 3.

El-Maleh, A.H. and Sait, Sadiq M. and Shazli, S.Z. (2001) An evolutionary meta-heuristic for state justification insequential automatic test pattern generation. Neural Networks, 2001. Proceedings. IJCNN '01. International Joint conference, 1.

Conference or Workshop Item

A-Ghoneim, E. and Landolsi, M.A. and El-Maleh, A.H. Improving BER Performance of LDPC Codes based on Intermediate Decoding Results. In: IEEE ICSPC, Dec. 2007.

A-Ghoneim, E. and El-Maleh, A.H. and Landolsi, M.A. Parallel Computing Simulation Platform for Evaluating LDPC Codes Performance. In: IEEE ICSPC, Dec. 2007.

This list was generated on Tue Jul 29 05:34:11 2014 AST.