(1997) New fault models and efficient BIST algorithms for dual-portmemories. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 16.

Preview	PDF 14841_1.pdf Download (18kB) | Preview
	Microsoft Word 14841_2.doc Download (26kB)

Abstract

The testability problem of dual-port memories is investigated. A functional model is defined, and architectural modifications to enhance the testability of such chips are described. These modifications allow multiple access of memory cells for increased test speed with minimal overhead on both silicon area and device performance. New fault models are proposed, and efficient O(n) test algorithms are described for both the memory array and the address decoders. The new fault models account for the simultaneous dual-access property of the device. In addition to the classical static neighborhood pattern-sensitive faults, the array test algorithm covers a new class of pattern sensitive faults, duplex dynamic neighborhood pattern-sensitive faults (DDNPSF)

Item Type:	Article
Subjects:	Computer
Department:	College of Chemicals and Materials > Chemical Engineering
Depositing User:	Mr. Admin Admin
Date Deposited:	24 Jun 2008 13:51
Last Modified:	01 Nov 2019 14:07
URI:	http://eprints.kfupm.edu.sa/id/eprint/14841