(0000) High-speed self-timed carry-skip adder. Circuits, Devices and Systems, IEE Proceedings -, 153.

Preview	PDF 14453_1.pdf Download (18kB) | Preview
	Microsoft Word 14453_2.doc Download (26kB)

Abstract

An efficient self-timed carry-skip adder with low area overhead and fast operation is proposed. The adder combines delay-insensitive and bounded delay completion signal detection techniques to define a novel, reliable, area-efficient and high-speed completion-detection circuit. The circuit employs double-rail encoded carry signals together with process-tracking delay circuit elements to efficiently produce a final completion signal of tight acknowledge slack time under different operating conditions. In addition the proposed adder employs carry-skip speed-up circuitry resulting in a novel self-timed carry-skip adder that is quite efficient in terms of both speed and area

Item Type:	Article
Subjects:	Computer
Department:	College of Chemicals and Materials > Chemical Engineering
Depositing User:	Mr. Admin Admin
Date Deposited:	24 Jun 2008 13:36
Last Modified:	01 Nov 2019 14:05
URI:	http://eprints.kfupm.edu.sa/id/eprint/14453