Hamzah, Azzam Ahmad (1993) Built-in self test logic for a histogrammer memory chip. Masters thesis, King Fahd University of Petroleum and Minerals.
Memories, being an important part of most digital systems, should be properly tested. The testing time of these memories is a major concern since its cost constitutes a large percentage of the total cost. Histogrammer memory chips (HRAMs) are commonly used in digital image processing and also widely used for on-line sorting of data in nuclear physics experiments and in medical imaging systems. This research investigates the testability problem of a histogrammer memory chip (HRAM) being designed at KFUPM. A general fault model for the HRAM is adopted and new design for testability features are identified. Efficient test procedures of both the memory array and decoders of the HRAM are described (n is the number of memory cells). The testability features area overhead is only O(log n) as compared for previous approaches. Random Built-In Self Test (BIST) implementation of the array and decoder test algorithms is described in detail.
|Item Type:||Thesis (Masters)|
|Divisions:||College Of Computer Sciences and Engineering > Computer Engineering Dept|
|Creators:||Hamzah, Azzam Ahmad|
|Committee Advisor:||Amin, M. B.|
|Committee Members:||Abdel-Aal, Radwan and Allaithy, Khalid|
|Deposited By:||KFUPM ePrints Admin|
|Deposited On:||22 Jun 2008 16:53|
|Last Modified:||25 Apr 2011 09:39|
Repository Staff Only: item control page