Sait, Sadiq M. and Abd-El-Barr, Mostafa and Al-Saiari, Uthman and Bambang, Sarif (2003) Digital Circuit Design Through Simulated Evolution (SimE). In: IEEE Congress on Evolutionary Computation (CEC),, Canberra, Australia.
![[img]](http://eprints.kfupm.edu.sa/style/images/fileicons/application_pdf.png)
| PDF 398Kb |
Abstract
Abstract- In this paper, the use of Simulated Evolution (SimE) Algorithm in the design of digital logic circuits is proposed. SimE algorithm consists of three steps: evaluation, selection and allocation. Two goodness measures are designed to guide the selection and allocation operations of SimE. Area, power and delay are considered in the optimization of circuits. Results obtained by SimE algorithm are compared to those obtained by Genetic Algorithm (CA).
| Item Type: | Conference or Workshop Item (Other) |
|---|---|
| Date: | 01 December 2003 |
| Subjects: | Computer |
| Divisions: | College Of Computer Sciences and Engineering > Computer Engineering Dept |
| Creators: | Sait, Sadiq M. and Abd-El-Barr, Mostafa and Al-Saiari, Uthman and Bambang, Sarif |
| Email: | sadiq@kfupm.edu.sa, UNSPECIFIED, UNSPECIFIED, UNSPECIFIED |
| ID Code: | 93 |
| Deposited By: | AbdulRahman |
| Deposited On: | 25 Feb 2008 09:07 |
| Last Modified: | 12 Apr 2011 13:06 |
Repository Staff Only: item control page