KFUPM ePrints

AUTOMATIC WEINBERGER ARRAY SYNTHESIS FROM UAHPL DESCRIPTION

Sait, Sadiq M. and Al-Khulaiwi, FA AUTOMATIC WEINBERGER ARRAY SYNTHESIS FROM UAHPL DESCRIPTION. INTERNATIONAL JOURNAL OF ELECTRONICS 69 (2): 211-224 AUG 1990.

[img]
Preview
PDF
1911Kb

Abstract

Abstract A Weinberger array (WA) (Weinberger 1967) synthesis system is described that automatically generates WAs for combinational logic circuits modelled in Universal Hardware Programming Language (UAHPL) (Masud and Sait 1986). The system also minimizes the area required by the WA by performing row compaction. An algorithm similar to that used for channel routing is employed for compaction (Hashimoto and Stevens 1971). This convenient tool for designing combinational logic circuits models at a high level of abstraction and much of the procedure is automated. Descriptors: logic circuits



Item Type:Article
Subjects:Computer
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:Sait, Sadiq M. and Al-Khulaiwi, FA
Email:sadiq@kfupm.edu.sa, UNSPECIFIED
ID Code:300
Deposited By:AbdulRahman
Deposited On:11 Mar 2008 10:15
Last Modified:12 Apr 2011 13:07

Repository Staff Only: item control page