Sait, Sadiq M. and Farooqui, Aamir A. and Beckhoff, G. F. A novel technique for fast multiplication. INTERNATIONAL JOURNAL OF ELECTRONICS 86 (1): 67-77 JAN 1999.
In this paper we present the design of a new high-speed multiplication unit. The design is based on non-overlapped scanning of 3-bit ® elds of the multiplier. In this technique the partial products of the multiplicand and three bits of the multiplier are pre-calculated using only hardwired shifts. These partial products are then added using a tree of carry-save-adders, and ® nally the sum and carry vectors are added using a carry-lookahead adder. In the case of 2 s complement multiplication the tree of carry-save-adders also receives a correction output produced in parallel with the partial products. The algorithm is modelled in a hardware description language and its VLSI chip implemented. The performance of the new design is comparedwith that of other recent ones proposed in literature.
|Divisions:||College Of Computer Sciences and Engineering > Computer Engineering Dept|
|Creators:||Sait, Sadiq M. and Farooqui, Aamir A. and Beckhoff, G. F.|
|Email:||firstname.lastname@example.org, email@example.com, UNSPECIFIED|
|Deposited On:||10 Mar 2008 08:46|
|Last Modified:||12 Apr 2011 13:07|
Repository Staff Only: item control page