El-Maleh, Aiman H. and Kassab, Mark and Rajski, Janusz (1998) A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance. 32nd Design Automation Congference. pp. 625-631.
This paper presents an efficient and novel method for sequential learning of implications, invalid states, and tied gates. It can handle real industrial circuits, with multiple clock domains and partial set/reset. The application of this method to improve the efficiency of sequential ATPG is also demonstrated by achieving higher fault coverages and lower test generation times.
|Divisions:||College Of Computer Sciences and Engineering > Computer Engineering Dept|
|Creators:||El-Maleh, Aiman H. and Kassab, Mark and Rajski, Janusz|
|Email:||firstname.lastname@example.org, email@example.com, firstname.lastname@example.org|
|Deposited By:||AIMAN HELMI EL-MALEH|
|Deposited On:||04 Mar 2008 01:20|
|Last Modified:||12 Apr 2011 13:06|
Repository Staff Only: item control page