Iterative Heuristics for Timing & low power VLSI standard cell placement

(2001) Iterative Heuristics for Timing & low power VLSI standard cell placement. In: Unknown. (Unpublished)

[img]
Preview
PDF
KFUPM.COE.Iterate.221.Progress.Report1.Sept.2001.pdf

Download (109kB) | Preview
Item Type: Conference or Workshop Item (Other)
Subjects: Computer
Department: College of Computing and Mathematics > Computer Engineering
Depositing User: AbdulRahman
Date Deposited: 08 Mar 2008 05:17
Last Modified: 01 Nov 2019 13:22
URI: http://eprints.kfupm.edu.sa/id/eprint/200