KFUPM ePrints

Interconnect-Efficient LDPC Code Design

El-Maleh, Aiman H. and Arkasosy, Basil and Andalusi, Adnan (2006) Interconnect-Efficient LDPC Code Design. 18th IEEE Int. Conf. on Microlelectronics. pp. 127-130.

[img]
Preview
PDF
204Kb

Abstract

In this paper, we present a new, hardware-oriented technique for designing Low Density Parity Check (LDPC) codes. The technique targets to achieve an interconnect-efficient architecture that reduces the area and delay of the decoder implementation while maintaining good error correction performance. With a fully parallel implementation of the LDPC decoder, the proposed design assumes a constraint on the interconnect wire length which has a direct impact on the maximum signal delay and power dissipation. Furthermore, this design approach is shown to lower interconnect routing congestion, and hence reduce the chip area and maximize chip utilization.



Item Type:Article
Date:December 2006
Date Type:Publication
Subjects:Computer
Electrical
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:El-Maleh, Aiman H. and Arkasosy, Basil and Andalusi, Adnan
Email:aimane@kfupm.edu.sa, basil_arkasosy@hotmail.com, andalusi@kfupm.edu.sa
ID Code:162
Deposited By:AIMAN HELMI EL-MALEH
Deposited On:29 Feb 2008 23:36
Last Modified:12 Apr 2011 13:06

Repository Staff Only: item control page