KFUPM ePrints

An Improved Current Mirror Cell

Al-Absi, M. A. An Improved Current Mirror Cell. In: the 4th ACS /IEEE international Conference on computer systems and applications, March 8-11,06, Dubai/Sharjah.

This is the latest version of this item.

Full text not available from this repository.


A new configuration for the design of a current mirror is presented. The proposed configuration eliminates the DC matching error caused by the difference between drain-to-source voltages of both input and output transistors. The circuit can be used to enhance the accuracy of analog circuits for current levels from 0 to few hundreds microamperes The proposed configuration was verified by HSPICE simulator level 49 in 0.8m CMOS process technology. Simulation results show that DC matching error is substantially reduced compared to the cascade configuration

Item Type:Conference or Workshop Item (Paper)
Divisions:College Of Engineering Sciences > Electrical Engineering Dept
Creators:Al-Absi, M. A.
ID Code:1611
Deposited On:31 May 2008 15:27
Last Modified:12 Apr 2011 13:10

Available Versions of this Item

Repository Staff Only: item control page