KFUPM ePrints

A Parallel Tabu Search Strategy for Cell Placement in VLSI Circuit Design

Sait, Sadiq M. and Syed, Sanaullah A Parallel Tabu Search Strategy for Cell Placement in VLSI Circuit Design. IEEEGCC 2007.

[img]
Preview
PDF
134Kb

Abstract

—Tabu Search based cell placement approaches for VLSI circuit design have shown excellent results when executed on a single processor. However, they require signicant computation time. Of the various acceleration strategies attempted, parallelization has always exhibited the most potential. The parallel Tabu Search approach presented in this work can be classied as a synchronous master-slave p-control, RS and MPSS strategy. The approach is implemented on a dedicated Linux-based cluster of workstations, using MPI libraries for communication. Experimental results for ISCAS'89 benchmark circuits show excellent performance in terms of scalability & speed-up.



Item Type:Article
Subjects:UNSPECIFIED
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:Sait, Sadiq M. and Syed, Sanaullah
Email:sadiq@kfupm.edu.sa, sanaulla@kfupm.edu.sa
ID Code:1455
Deposited By:INVALID USER
Deposited On:02 Jun 2008 13:17
Last Modified:12 Apr 2011 13:10

Repository Staff Only: item control page