KFUPM ePrints

On test vector reordering for combinational circuits

El-Maleh, A.H. and Osais, Y.E. (2004) On test vector reordering for combinational circuits. Microelectronics, 2004. ICM 2004 Proceedings. The 16th International conference, 1.

[img]
Preview
PDF
18Kb
[img]Microsoft Word
26Kb

Abstract

The cost of testing is a major factor in the cost of digital system design. In order to reduce the test application time, it is required to order the test vectors in such a way that it reduces the time a defective chip spends on a tester until the defect is detected. In this paper, we propose an efficient test vector reordering technique that significantly reduces both the time and memory complexities of reordering procedures based on fault simulation without dropping. Experimental results demonstrate both the efficiency and effectiveness of our proposed technique.



Item Type:Article
Date:December 2004
Date Type:Publication
Subjects:Computer
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:El-Maleh, A.H. and Osais, Y.E.
ID Code:14466
Deposited By:KFUPM ePrints Admin
Deposited On:24 Jun 2008 16:37
Last Modified:12 Apr 2011 13:14

Repository Staff Only: item control page