KFUPM ePrints

A hybrid test compression technique for efficient testing of systems-on-a-chip

El-Maleh, A.H. (2003) A hybrid test compression technique for efficient testing of systems-on-a-chip. Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference, 2.

[img]Microsoft Word


One of the major challenges in testing a System-on-a-Chip (SOC) is dealing with the large test data size. To reduce the volume of test data, several efficient test data compression techniques have been recently proposed. In this paper, we propose hybrid test compression techniques that combine the Geometric-Primitives-Based compression technique with the frequency-directed run-length (FDR) and extended frequency-directed run-length (EFDR) coding techniques. Based on experimental results, we demonstrate the effectiveness of the proposed hybrid compression techniques in increasing the test data compression ratios over those obtained by the Geometric-Primitives-Based compression technique.

Item Type:Article
Date:December 2003
Date Type:Publication
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:El-Maleh, A.H.
ID Code:14440
Deposited By:KFUPM ePrints Admin
Deposited On:24 Jun 2008 16:36
Last Modified:12 Apr 2011 13:14

Repository Staff Only: item control page