KFUPM ePrints

Interconnect-Efficient LDPC Code Design

El-Maleh, Aiman and Arkasosy, Basil and Al-Andalusi, M. (2006) Interconnect-Efficient LDPC Code Design. Microelectronics, 2006. ICM '06. International conference, 1.

[img]
Preview
PDF
18Kb
[img]Microsoft Word
26Kb

Abstract

In this paper, we present a new, hardware-oriented technique for designing Low Density Parity Check (LDPC) codes. The technique targets to achieve an interconnect-efficient architecture that reduces the area and delay of the decoder implementation while maintaining good error correction performance. With a fully parallel implementation of the LDPC decoder, the proposed design assumes a constraint on the interconnect wire length which has a direct impact on the maximum signal delay and power dissipation. Furthermore, this design approach is shown to lower interconnect routing congestion, and hence reduce the chip area and maximize chip utilization.



Item Type:Article
Date:December 2006
Date Type:Publication
Subjects:Petroleum
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:El-Maleh, Aiman and Arkasosy, Basil and Al-Andalusi, M.
Email:aimane@ccse.kfupm.edu.sa, UNSPECIFIED, UNSPECIFIED
ID Code:14136
Deposited By:KFUPM ePrints Admin
Deposited On:24 Jun 2008 16:24
Last Modified:12 Apr 2011 13:14

Repository Staff Only: item control page