Amin, Alaaeldin (2006) A High-Speed Self-Timed Carry-Skip Adder. IEE Proceedings - Circuits, Devices and Systems, 153 (6). pp. 574-582.
Full text not available from this repository.
An efficient self-timed carry-skip adder with low area overhead and fast operation is proposed. The adder combines delay-insensitive and bounded delay completion signal detection techniques to define a novel, reliable, area-efficient and high-speed completion-detection circuit. The circuit employs double-rail encoded carry signals together with process-tracking delay circuit elements to efficiently produce a final completion signal of tight acknowledge slack time under different operating conditions. In addition the proposed adder employs carry-skip speed-up circuitry resulting in a novel self-timed carry-skip adder that is quite efficient in terms of both speed and area
|Divisions:||College Of Computer Sciences and Engineering > Computer Engineering Dept|
|Deposited By:||Obaid-Ur-Rehman Khattak|
|Deposited On:||28 Apr 2008 15:24|
|Last Modified:||12 Apr 2011 13:08|
Repository Staff Only: item control page