Amin, Alaaeldin (1992) Design, Selection and Implementation of Flash Erase EEPROM Memory Cell Structures. IEE Proceedings G on Circuits, Devices and Systems, 139 (3). pp. 370-376.
This is the latest version of this item.
Full text not available from this repository.
The author reports an investigation into the design and process constraints of flash EEPROM memory cells. He describes several possible structures which were developed by the MOS memory R&D group of National Semiconductor Corporation at West Jordan, Utah. These structures were implemented and tested on a specially designed test chip. In addition to the typical structures of poly 1 floating gate and poly 2 control gate, new novel structures of poly 2 floating gate and poly 1 control gate were implemented. A total of five major structures are described. The author discusses the principle of operation, advantages and disadvantages of each of these structures. Also included are characteristic results and a discussion of the performance of these candidate cells
|Divisions:||College Of Computer Sciences and Engineering > Computer Engineering Dept|
|Deposited By:||Obaid-Ur-Rehman Khattak|
|Deposited On:||28 Apr 2008 15:33|
|Last Modified:||12 Apr 2011 13:09|
Available Versions of this Item
- Design, Selection and Implementation of Flash Erase EEPROM Memory Cell Structures. (deposited 28 Apr 2008 15:33)
- Design, Selection and Implementation of Flash Erase EEPROM Memory Cell Structures. (deposited 28 Apr 2008 15:33) [Currently Displayed]
Repository Staff Only: item control page