KFUPM ePrints

PERFORMANCE AND LOW POWER DRIVEN VLSI STANDARD CELL PLACEMENT USING TABU SEARCH

Sait, Sadiq M. and Minhas, Mahmood R. and Khan, Junaid A. (2002) PERFORMANCE AND LOW POWER DRIVEN VLSI STANDARD CELL PLACEMENT USING TABU SEARCH. In: IEEE Congress on Evolutionary Computation'', Honolulu, Hawaii, USA.

[img]
Preview
PDF
560Kb

Abstract

We engineer a well known optimization technique namely Tabu Search (TS) [1] for the performance and low power driven VLSI standard cell placement problem [2], [3]. The above problem is of multiobjective nature since threee possibly conflicting objectives are considered to be optimized subject to the constraint of layout width. These objectives are power disipation, timing performance, and interconnect wire length a hard problem to solve. Due to imprecise nature of objectives values, fuzzy logic is incorporated in the design of aggregating function. The above technique is applied to the benchmark circuits and teh results are compared with Adaptive-bias Simulated Evolution (SimE) approach.



Item Type:Conference or Workshop Item (Other)
Date:01 May 2002
Subjects:Computer
Divisions:College Of Computer Sciences and Engineering > Computer Engineering Dept
Creators:Sait, Sadiq M. and Minhas, Mahmood R. and Khan, Junaid A.
Email:sadiq@kfupm.edu.sa, UNSPECIFIED, UNSPECIFIED
ID Code:105
Deposited By:AbdulRahman
Deposited On:25 Feb 2008 10:51
Last Modified:12 Apr 2011 13:06

Repository Staff Only: item control page